






S750 TGL-U42 Schematic Block Diagram





SMBus ADDRESS:
EC SMB1: 0x9A, 0x98 THERMAL SENSOR
I2C ADDRESS:
ISH-I2C0: 0x88 ALS
ISH I2C1: 0x52 TOF








CPU LPDDR4X CHANNEL 0




























TP8 TP9 Need to put on the TOP








VCCST, VCCSTG DE-COUPLING



www.teknisi-indonesia.com



LENOVO.CRDN

Title

Tiger Lake MCP (PROCESSOR POWER)

Size

C

Document Number

S 750

Date

Friday, August 07, 2020


Sheet

1 of 66


Rev




0.5

PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.




PCH POWER RAIL DE-COUPLING






EMC

EMC CAPS -PLACEMENT: < 5MM FROM SOC'S VCCIN








EMC

EMC CAPS -PLACEMENT: < 5MM FROM SOC'S VCCIN_AUX




lenovo 联想		LENOVO.CRDN	
Title Tiger Lake MCP (Power CAP)			
Size C	Document Number S 750	Rev 0.5	
Date Friday, August 07, 2020	Sheet 1	3 of 1	66
"PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND."			





ES1 Workaround Circuit (DOC# 614056)


PROCESSOR CFG STRAPS



```
Stall reset sequence after PCU
PLL lock until de-asserted
```


EAR	1:Normal (Default) *
	0:Stall

Changed From CFG0 to EAR (Refer to WW32 MOW)



Embedded Display Port Presence Strap

CFG4	1:Disable
	0:Enable(Default)




PEG deferred link training


CFG7	1:TBD(Default)
	0:TBD







PEG60 Lane Reversal

CFG14	1:Normal
	0:Reversed(Default)






[illegible]





EMC CAP CHANNEL 0 AND 1






EMC CAP:
1. PLACE 4MM FROM DRAM
2. PLACE EACH SET WITHIN 12MM







THIS PAGE IS RESERVED





		LENOVO.CRDN	
Title R ESERVED			
Size C	Document Number S 750		Rev 0.5
Date Friday, August 07, 2020	Sheet 1 of 1		Page 06
<small>*PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*</small>			
			



THIS PAGE IS RESERVED

		LENOVO.CRDN	
Title R ESERVED			
Size C	Document Number S 750		Rev 0.5
Date Friday, August 07, 2020	Sheet 2	of 06	
<small>*PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*</small>			
			








[illegible][illegible]



www.teknisi-indonesia.com





STRAP



STRAP2-0 , Please ref RVL for BOM stuffing
 Samsung: L L L
 Micron: L L H











GPU_SCK(LSB)/GPU_SI/GPU_SO(MSB) : L L L


EXPOSED STRAP





GDDR6 RAM_CFG		FBVDD/ FBVDDQ	Memory Density	Memroy configuration	Vendor	Manufacturer Part Number	Die Revision	Memory Speed CK Grade	Memory D/C Minimum	Strap	Strap2	Strap1	Strap0	Status
N18P-G62/G61	GDDR6	1.20V and 1.25V	8Gb	2chx256Mx16	Micron	MT61K256M32JE-14:A	A-die	14 Gbps	N/A	0x1	L	L	H	Production Candidate
					Samsung	K4Z80325BC-HC14	C-die	14 Gbps	N/A	0x0	L	L	L	Production Candidate

GDDR6 RAM_CFG		Memory Density	Memroy configuration	Vendor	Manufacturer Part Number	Die Revision	Memory Speed CK Grade	Memory D/C Minimum	Strap	Strap2
---------------	--	----------------	----------------------	--------	--------------------------	--------------	-----------------------	--------------------	-------	--------





www.teknisi-indonesia.com

		LENOVO.CRDN	
Title			
B LANK			
Size	Document Number	Rev	
C	S 750	1.0	
Date	Friday, August 07, 2020	Sheet	2 of 66
<small>*PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*</small>			
			

POWER SEQUENCE CONTROL





Figure 7.5 Example of Power-Up Sequencing Order













Figure 7.6 Example of Power-Down Sequencing Order





MEMORY: FBA Partition 31..0



MID		FPGA180	
		SOURCE	
NORMAL			
34	DQ0_0	NC	
43	DQ1_0	NC	
53	DQ2_0	NC	
62	DQ3_0	NC	
73	DQ4_0	NC	
82	DQ5_0	NC	
92	DQ6_0	NC	
102	DQ7_0	NC	
112	EDC0_0	NC	
122	DB0_0	NC	
134	WCK0_1_A	NC	
145	WCK0_c_A	NC	
x16			
11	DQ8_A	NC	
12	DQ9_A	NC	
13	DQ11_A	NC	
12	DQ12_A	NC	
13	DQ13_A	NC	
13	DQ14_A	NC	
13	DQ15_A	NC	
13	EDC1_1	NC	
13	DB1_A	NC	
11	WCK1_1_A	NC	
109	WCK1_c_A	NC	
MFE02550K32JE-14A_FPGA180			
@N185-KAVRAM@			

NORMAL	
x15	x8
DO0_B	NC
DO1_B	NC
DO2_B	NC
DO3_B	NC
DO4_B	NC
DO5_B	NC
DO6_B	NC
DO7_B	NC
EDC0_B	GN0
DB0_B	
WCK0_1_B	NC
WCK0_c_B	NC
DO8_B	
DO9_B	
DO10_B	
DO11_B	
DO12_B	
DO13_B	
DO14_B	
DO15_B	
EDC1_B	
DB1_B	
WCK1_1_B	
WCK1_c_B	

lenovo 联想

LENOVO.GRDN

TYPE

GPU VRAM B

Serial Number

Document Number

950

rev

g1

Date

Friday, August 07, 2020



Sheet




32

66

PROPERTY NOTICE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*

Diagram illustrating the connection between the MDA033 module and the DA063 module. The MDA033 signals (M, C, F) are connected to the DA063 signals (M, C, F) via a series of blue lines and red arrows. The MDA033 signals are labeled as MDA[0..33], MDA[0..33], and MDA[0..33] respectively. The DA063 signals are labeled as DA[0..63], DA[0..63], and DA[0..63] respectively.





VREFC IS NOT USED IN
x16 CONFIGURATION
1K OHM PULL-DOWN IS
IN PLACE OF THE 1.33K
FOR RV99

LENOVO联想

LENOVO.CRDN

GPU VRAM B

Document Number





Rev. #1

Sheet 5 of 86

Friday, August 07, 2020

PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.

MEMORY: FBB Partition 63..32



lenovo联想

LENOVO.CRDN

GPU VRAM A

Document Number





550

Rev g/1



88



PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.



PCIe/CNVi co-lay





teknisi-indonesia.com














		LENOVO.CRDN	
Title R ESERVED			
Size C	Document Number S 750		Rev 1.0
Date	Friday, August 07, 2020	Sheet 39 of 66	
PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			
			




lenovo联想

LENOVO.CRDN

Title		E C	
Size	Document Number	S 750	
C	Rev	0.5	
Date	Friday, August 07, 2020	Sheet	4 of 1
66			
"PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND."			





KB PIN DEFINE TBD




Install ILIM_SEL shunt for ILIM = ILIM_LO = 0.63A
Remove ILIM_SEL shunt for ILIM = ILIM_HI = 2.3A
Support Mouse/Keyboard wake up.
Support Power Wake
CLM1
CLM3
1 0 -- SDP
0 1 -- DCF/Auto
1 1 -- CDP

lenovo 联想		LENOVO.CRM	
CONNECTOR			
Size	Connector Number		Rev
D	S750		0.5y
Date	Friday, August 07, 2003		Sheet 3 of 05
<p>DISCLAIMER: This document contains information confidential and proprietary to LENOVO PRC and shall not be reproduced or transmitted in any form or by any means electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without prior written permission of LENOVO PRC. All rights reserved.</p> <p>or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PRC.</p>			




		LENOVO.CRDN	
Title B LANK			
Size C	Document Number S 750		Rev v 0.5
Date Friday, August 07, 2020	Sheet	4 of 66	
<small>*PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*</small>			
			


JTAG




XTAL



GPIO




ROM




Burnside Bridge for TBT Port A


TBT PORTS




MISC & DEBUG




Power




GND




		LENOVO.CRDN	
Title			
T_BT_BB_PORT A			
Size	Document Number		Rev
C	T 750		0.5
Date: Friday, August 07, 2020 Sheet 4 of 65 PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.			


JTAG






XTAL








GPIO





Burnside Bridge for TBT Port B



TBT A PORT VBUS SWITCH




TBT B PORT VBUS SWITCH






Reduce current surge in a VBUS-short event. If not needed, place 0Ohm resistor instead.


AC coupling is recommended for VBUS-short protection on SSRX lines. If not needed, place 0Ohm resistor instead.



Bleeding resistors SSRX/SSTX - must be placed near USB connector if 330nF cap is being used. Otherwise de-populate









lenovo 联想		LENOVO.CRDN	
Title T YPEC_PORTB			
Size C	Document Number S 750	Sheet 5	of 1
Date: Friday, August 07, 2020	Rev 0.5		
<p>PROPERTY NOTE: This document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.</p>			



USB I2C	SEL	OE	Y+	Y-
	X	H	Hi-Z	Hi-Z
	L	L	M+	M-
	H	L	D+	D-



		LENOVO.CRDN	
Title B LANK			
Size C	Document Number S 750		Rev 1.0
Date Friday, August 07, 2020	Sheet 5 of 66		
<small>*PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.*</small>			
			



lenovo 联想

LENOVO CDROM

TA

SWITCH POWER

SD

D 1.44MB 5.25" 360K




Re 6.5V


DATE: Friday, August 07, 2003

TIME: 10:07:17 AM

DRIVE: 4 5 1 0 08

THIS DOCUMENT CONTAINS INFORMATION CONSIDERED THE PROPERTY OF LENOVO PRC AND SHALL NOT BE REPRODUCED OR OTHERWISE COPIED, DISCLOSED OR USED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF LENOVO PRC.








www.teknisi-indonesia.com



-
- The diagram shows the timing of the yocst_cpu peripheral. The yocst_cpu signal is a clock with a period of 100 ns. The y0_SVID_DATA_R signal is a data bus that changes at 100 ns intervals. The y0_SVID_ALERT_N signal is an active-low alert that goes low for 100 ns. The y0_SVID_CLK signal is a clock with a period of 100 ns. The diagram includes annotations for the yocst_cpu peripheral and the y0_SVID_DATA_R signal.








TDC 10A
OCP 1.2A
Design 10A

MAX 10A

Near R sense

Near R sense Place




IC TDC 6A
Design 5.2A

$$V_{out} = 0.6 * (R1 + R2) / R2 = 1.815V$$

$$OVP = 1.2 * V_{out}$$

$$F_{sw} = 1Mhz$$



IC TDC 3A
Design 2A


$$V_{out} = 0.6 * (R1 + R2) / R2 = 1.014V$$

$$OVP = 1.2 * V_{out}$$

$$UVP = 0.4 * V_{out}$$


$$F_{sw} = 1.5Mhz$$


RT8816 PSI	N _{CP81278PSI}	Phase Configuration
1.6V~5.5V	High	2Phase CCM
1.08~1.35V	Connect to PVCC	2Phase DEM
0.7~0.88V	Intermediate	1Phase CCM
0~0.4V	Low	1Phase DEM




:Place For NCP81278 :PR242,PR236,PR243,PR237,PR240,PC286,PC288,PC287

: Place For RT8816:PR234,PR235,PR244,PR233,PC289,PC290

		LENOVO.CRDN	
Title + FBVDDQ			
Name Document number			
Customer	S 750		Rev. Y1.0
Date: August 01, 2000	Sheet 01	of 01	
<p> *PROPERTY NOTICE: this document contains information confidential to property to LENOVO PND and shall not be reproduced or transferred to other documents or documents to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND.* </p>			





lenovo联想		LENOVO.CRDN	
Title			
MOUNTING HOLE/EMI			
Size	Document Number		Rev
B	S 750		0.5
Date:	Friday, August 07, 2020	Sheet 6 of 66	
PROPERTY NOTE: this document contains information confidential and property to LENOVO PND and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of LENOVO PND."			